We present an efficient method for optimal design and synthesis of CMOS inductors for use in RF circuits. This method uses the the physical dimensions of the inductor as the design parameters and handles a variety of specifications including fixed value of inductance, minimum self-resonant frequency, minimum quality factor, etc. Geometric constraints that can be handled include maximum and minimum values for every design parameter and a limit on total area.
Introduction
The rising demand for low-cost radio-frequency integrated circuits (RF-ICs) has generated tremendous interest in on-chip spiral inductors. The parasitic resistances and capacitances associated with these spiral inductors result in several engineering tradeoffs. Unfortunately, no inductor optimization tools exist to aid in circuit design. Currently, most designers are limited to using a library of previously fabricated inductors or generating a large database of inductors using a 3-D field solver. While the former option severely constrains the available design space, the latter one requires a sophisticated search engine, a large computational effort, and the generation of a new library when process parameters change. Moreover, any inductor optimization based on these approaches requires a good starting point and numerous iterations to arrive at an acceptable design. This iterative process is time consuming and inconvenient for obtaining globally optimal designs, determining infeasibility and exploring trade offs. Another drawback is that neither approach is amenable to the application dependent nature of inductor design. For example, while a resonator may require an inductor with high parallel impedance, a shunt-peaked amplifier would require one with low capacitance. The optimal layout of these inductors is determined by related, but somewhat different design goals.
In this paper, we propose a simple and efficient CAD tool for designing on-chip spiral inductors for use in a variety of RF circuits. The tool is based on geometric programming ( §2), a special type of optimization problem for which very efficient global optimization methods have been developed. It uses a simple and well accepted inductor model [1] , whose elements are given by special expressions that are compatible with geometric programming ( §3).
In §4, we show how the design specifications of inductor circuits can be formulated in a way suitable for geometric programming.
In §5- §8, we give some examples of our approach. Experimental verification and a summary of our results are given in §9.
The method is global, meaning that it finds the absolute best design possible, when the specifications are feasible, and unambiguously determines infeasibility when the specifications are infeasible. The method is also very fast and provides valuable information on the sensitivity of the objective to the constraints, permitting the RF CMOS designer to spend more time exploring the fundamental design tradeoffs instead of ad-hoc parameter tuning.
Geometric programming (GP)
Let f be a real-valued function of n real, positive variables x1, . . . , xn.
It is called a posynomial function if it has the form
where cj ≥ 0 and αij ∈ R. When t = 1, f is called a monomial function. Thus, for example, 0.7 + 2x1/x 2 3 + x 0.3 2 is posynomial and 2.3(x1/x2) 1.5 is a monomial. Posynomials are closed under sums, products, and nonnegative scaling.
A geometric program (GP) ) has the form
where fi are posynomial functions and gi are monomial functions. If f is a posynomial and g is a monomial, then the constraint
From closure under non-negativity, constraints of the form f (x) ≤ a, where a > 0 can also be used. Similarly, if g1 and g2 are both monomial functions, the constraint g1(x) = g2(x) can be expressed as g1(x)/g2(x) = 1 (since g1/g2 is monomial). For our purposes, the most important feature of geometric programs is that they can be globally solved with great efficiency. GP solution algorithms also determine whether the problem is infeasible. Also, the starting point for the optimization algorithm does not have any effect on the final solution; indeed, a starting point or initial design is completely unnecessary.
To carry out the designs described in this paper we used a very simple (primal barrier) method for solving the convex form of a _ ___________________________ Permission to make digital/hardcopy of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. DAC 99, New Orleans, Louisiana (c) 1999 ACM 1-58113-109-7/99/06..$5.00 GP. Despite the simplicity of the method, and our inefficient implementation, all the design problems in this paper were solved in well under one second, on a simple personal computer. Figure 1 shows the layout of a square planar inductor. The inductor can be implemented with or without a patterned ground shield (PGS) [3] (a grounded polysilicon shield broken regularly in the direction perpendicular to the current flow of the inductor).
Planar spiral inductors

Layout variables for optimization
The optimization variables that characterize the inductor geometry are number of turns n, the turn width w, the turn spacing s, the outer diameter dout and the average diameter davg = 0.5(dout + din). These five variables are not independent, but it will be convenient to consider this (redundant) set of variables. We also note that the design variables are discrete; w, s and dout are restricted to take values on a discrete grid while the number of turns n is restricted to take values that are integer multiples of 0.25 (quarter turns). In the rest of the paper, we ignore these grid constraints and consider the variables to be continuous. The final inductor design is then obtained via rounding to the nearest grid point. In every design we have carried out, this step has caused no significant error.
Other geometry parameters of interest that can be expressed as monomial functions of the design variables include the inductor length l = 4ndavg, and the inductor area A = d 
Lumped electrical model
The CAD tool presented is based on a simple two port lumped model shown in Figure 2 (a) (see [1] ). The results are accurate as long as the assumption of a lumped model is valid (see [4] ). In this section, we give simple and accurate expressions for the model elements (see [1, 3, 5] for more detail). Each element is a posynomial function of the design variables and a factor ki that is dependent on technology and frequency. 
Inductance
Äs. An accurate monomial expression for the inductance can be found in [5] and has the form
with inductance in nH and dimensions in µm and where the coefficients β and αi are only layout dependent and do not depend on the technology. With coefficients β = 1.66 · 10 −3 , α1 = −1.33, α2 = −0.125, α3 = 2.50, α4 = 1.83, α5 = −0.022, this expression gives an accurate fit of the inductance as calculated from field solver computations and experimental data with a typical error of a few percent over a very broad design space.
Series resistance Ês. The series resistance is given by the monomial expression
where σ is the conductivity, t is the turn thickness and δ is the skin depth. The skin depth is given by δ = 2/(ωµoσ), where ω is the frequency and µ = 4π10
−7 H/m is the magnetic permeability of free space. Spiral-substrate oxide capacitance ox. The spiral-substrate oxide capacitance accounts for most of the inductor's parasitic capacitance. It can be approximated by the monomial expression
where ox = 3.4510 −13 F/cm is the oxide permitivity and tox is the oxide thickness between the spiral and the substrate. Series capacitance s. This capacitance is mainly due to the capacitance between the spiral and the metal under-pass required to connect the inner end of the spiral inductor to external circuitry. It is modeled by the monomial expression
where tox,M1−M2 is the oxide thickness between the the spiral and the under-pass. Substrate capacitance si. The substrate capacitance is given by the monomial expression
where C sub is the substrate capacitance per unit area.
Substrate resistance Êsi. The substrate resistance can be expressed as the monomial
where G sub is the substrate conductance per unit area. An equivalent inductor model is shown in Figure 2 (b). The elements Rp and Cp, which are frequency dependent, have the following expressions:
Shunt resistance Êp. The shunt resistance is given by the monomial expression,
Shunt capacitance p. The shunt capacitance is given by the posynomial expression,
Lumped model for inductors with PGS
In some cases, the placement of a PGS beneath the inductor improves performance by eliminating the resistive and capacitive coupling to the substrate at the expense of the increased oxide capacitance. With a PGS the expressions for Cox, Rp and Cp, become:
where tox,po is the oxide thickness between the spiral and the polysilicon layer.
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Figure 3: One-port small signal grounded inductor model.
Lumped model for one-port inductors
When the inductor is used as a one-port device, the simplified model shown in Figure 3 can be used. The total shunt capacitance, Ctot = Cs + Cp, is posynomial since both Cs and Cp are given by monomial expressions.
Constraints and specifications for inductor design
In this section we show how a variety of design specifications for inductors can be expressed as either monomial equality constraints, or posynomial inequality constraints, and therefore can be handled by geometric programming.
Constraints on Äs, Ês and tot. Since the inductance is given by a monomial expression, we can require the inductance to equal some specific value, or to be within some range, i.e.,
The series resistance, being monomial, may be bounded similarly. We can also impose a limit on the capacitance contributed by the inductor with the posynomial constraint Ctot ≤ Ctot,max. Quality factor. The quality factor of an inductor is defined as the ratio of peak magnetic energy minus peak electric energy to energy loss in one cycle (see [3] 
where Rp = 2Rp and Ctot = Ctot/2 for two-port devices and Rp = Rp and Ctot = Ctot for one-port devices. Equation (11) is not posynomial in nature. However, the specification for minimum quality factor (QL ≥ QL,min) can be written as a posynomial inequality in the design variables and QL,min,
(12) We can therefore specify a minimum required quality factor. We may also maximize the quality factor by maximizing QL,min subject to constraint (12). Minimum self-resonance frequency. The self-resonance frequency ωsr is the frequency at which the quality factor QL is zero (see [3] ). A condition on minimum self-resonance frequency ωsr ≥ ωsr,min, can be written as the posynomial inequality 
Therefore we can handle a specification on minimum self-resonance frequency and we can maximize the self-resonance frequency (by maximizing ωsr,min subject to constraint (13)). Geometry constraints. The monomial inequalities w ≥ wmin and s ≥ smin handle the processing constraints that limit the minimum feature size. The inductor area can be constrained or minimized using the monomial inequality, d
The average radius davg is related to the other design variables by the expression davg + (n − 1)s + nw = dout. Noting that spacing s is typically small compared to davg, dout and w, we can recast this last equation as the posynomial constraint,
For all the design examples shown in this paper constraint (14) is always tight. However, there could be cases where this would not be the case and then the validity of the assumption must be checked.
Optimal design of inductors
A common problem in inductor design is to maximize the quality factor for a given inductance value and for a minimum selfresonance frequency. For example, in narrow-band LNA's (see Figure 4) , the matching inductor Ls is required to take a value Ls = RsCgs/gm where Cgs and gm are determined by the transistor choice. Ideally, the inductor must have a high quality factor. The design problem of the inductor can be formulated as,
CB
Other constraints may be added (such as the minimum spacing and turn width, the maximum area available, the maximum parallel capacitance, etc. . . ). The point is that the design problem can be formulated as a geometric program.
By repeatedly solving optimal design problems as we sweep over values of some constraint, we obtain globally optimal tradeoff curves. For example, we can fix all other constraints, and repeatedly maximize the quality factor as we vary the required inductance. The resulting curve shows the globally optimal trade-off between quality factor and inductance value. In Figure 5 we show the maximum quality factor at 2.5GHz versus inductance value for inductors with PGS. The design constraints are A > 400µm 2 , w > 1.9µm, s > 1.9µm and ωsr > 7GHz for curve 1 and unconstrained ωsr for curve 2. Note that when the self-resonance frequency is not constrained one obtains a higher QL. The details on the test inductors built are shown in Table 1 .
In Figure 6 we compare the performance of inductors with and without PGS at an operating frequency of 1.5GHz while meeting A > 400µm 2 , w > 1.9µm, s > 1.9µm and ωsr > 5GHz. The PGS option is preferable for small inductors because the increase in QL due to the elimination of substrate losses more than offsets the degradation due to the increased oxide capacitance. However, determining the point at which the use of a PGS is detrimental is challenging. Each inductor design was obtained in approximately one second real-time, and each trade-off curve was obtained in a few seconds.
Design of inductors for LC resonators
Tuned amplifiers are widely used to provide gain at selective frequencies. A simple tuned amplifier is shown in Figure 7 . A sim- plified small-signal circuit is shown in Figure 8(a) , where the transistor has been replaced by an ideal transconductance amplifier, the ideal inductor has been replaced by a real inductor, and C ad represents the additional load capacitance C load . An equivalent smallsignal circuit is shown in Figure 8(b) . For this application we define the quality factor of the tank as Q tank = R tank /(ωresL tank ). Note that this quality factor is not the same as the inductor quality factor QL since Q tank does not account for capacitive losses.
Here, the design objective is to maximize the total parallel tank impedance at a given resonance frequency ωres. For practical tank quality factors (Q tank > 1.5), this is equivalent to maximizing the real impedance at resonance. The tank can be modeled as,
• Tank inductance (L tank ), given by a posynomial, where Rs,p is the parallel equivalent of Rs. For Q tank > 1.5, Rs,p can be approximated by a monomial,
Since both Rp and Rs,p are given by monomial expressions, the inverse of R tank is a posynomial function of the design variables and therefore we can maximize R tank .
• Tank quality factor (Q tank ). Since L tank and the inverse of R tank are posynomial functions of the design variables, the inverse of Q tank is posynomial and we can therefore maximize Q tank or impose a minimum required value.
Thus, a typical design problem can be posed as a geometric pro-
Note that the inequality on the resonance frequency (L tank C tank ≤ 1/ω 2 res ) is always tight if there is no limit on the inductor area (i.e., it is practically an equality). The reason is that if it were not tight, the inductor could contribute additional capacitance to the tank, which in turn would improve Q tank and R tank . One can also add other design constraints (such as the ones shown in §4) and the design problem will still be a geometric program.
Design of inductors for LC tunable oscillators
We now extend the work of §6 to the design of tuned resonators, commonly found in LC oscillators. Figure 8 shows the differential half-circuit of the LC oscillator of Figure 9 . In this case C ad is the sum of the load capacitance C load and a variable capacitor Cvar Typically, the design goal is to maximize the parallel resistance for a given tuning range. The tuning range is specified with two constraints
Constraint (18) is not posynomial and cannot be handled directly by GP. Note though, that constraint (17) is generally tight (if it were loose it would mean that an inductor with wider turns could be used and a better R tank could be obtained). The fact that constraint (17) is always tight allows us to indirectly handle constraint (18). We can rewrite constraint (18) as, 
Therefore, we can substitute the constraint (18) by the posynomial constraint (19). The typical design problem can be written as,
Design of inductors for shunt-peaked amplifiers
Consider a single-pole common source amplifier (Figure 10(a) ) with ω 3dB ≈ 1/RC load . The introduction of an inductance in series with the resistance (see Figure 10 (b)) generates a double-pole, single-zero system whose frequency response is determined by the time constant ratio m = R 2 C load /L. The optimal value of m is determined by whether the design goal is to maximize bandwidth, minimize group delay or achieve a maximally flat response [6] .
In on-chip implementations, the series resistance of the spiral inductor is absorbed within the gain resistor, R, and the capacitance of the inductor Ctot is added to the load capacitance C load . The goal is to minimize the capacitance added by the inductor so that a large bandwidth extension can be obtained. The shunt-peaked amplifier problem can then be written as a geometric program, minimize C tank subject to L tank = R 2 C tank /m w > wmin C tank ≥ C load + Ctot . . . Note that the constraint C tank ≥ C load + Ctot is always tight. If it were not tight we would be able to obtain a smaller value for C tank , and the result would not be optimal.
Conclusions and Extensions
In this paper, we have exhibited how the design specifications of many inductor circuits can be represented by posynomial expressions. This representation enables us to translate the design goals into geometric programs which permit the circuits to be optimized efficiently and globally. The results of such optimization have been verified by experiments.
One can quickly plot tradeoff curves between different specifications, allowing an easy exploration of the design space. The versatility of geometric programming allows this method to be applied to a more general class of circuit design [7] , and gives the designer the luxury of simultaneously optimizing all passive and active components in a variety of circuit architectures.
